## APPENDIX B

## AVR INSTRUCTIONS EXPLAINED

## OVERVIEW

In this appendix, we describe each intruction of the ATmega328. In many cases, a simple code example is given to clarify the instruction.

SECTION B.1: INSTRUCTION SUMMARY

DATA TRANSFER INSTRUCTIONS

| Mnemonics | Operands | Description | Operation | Flags |
| :---: | :---: | :---: | :---: | :---: |
| MOV | Rd, Rr | Move Between Registers | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None |
| MOVW | Rd, Rr | Copy Register Word | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rr}+1: \mathrm{Rr}$ | None |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None |
| LD | Rd, X+ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None |
| LD | Rd, -X | Load Indirect and Pre-Dec. | $X \leftarrow X-1, R d \leftarrow(X)$ | None |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None |
| LD | Rd, Y+ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None |
| LD | Rd, -Y | Load Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1, \mathrm{Rd} \leftarrow(\mathrm{Y})$ | None |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None |
| LD | Rd, Z+ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None |
| LDD | Rd, Z + q | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None |
| LDS | Rd, k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None |
| ST | X, Rr | Store Indirect | $(X) \leftarrow \operatorname{Rr}$ | None |
| ST | X+, Rr | Store Indirect and Post-Inc. | $(X) \leftarrow \operatorname{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None |
| ST | -X, Rr | Store Indirect and Pre-Dec. | $X \leftarrow X-1,(X) \leftarrow \operatorname{Rr}$ | None |
| ST | Y, Rr | Store Indirect | $(Y) \leftarrow \operatorname{Rr}$ | None |
| ST | Y+, Rr | Store Indirect and Post-Inc. | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None |
| ST | -Y, Rr | Store Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None |
| STD | $\mathrm{Y}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q}) \leftarrow \mathrm{Rr}$ | None |
| ST | Z, Rr | Store Indirect | $(Z) \leftarrow R r$ | None |
| ST | Z+, Rr | Store Indirect and Post-Inc. | $(Z) \leftarrow \operatorname{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None |
| STD | Z + q, Rr | Store Indirect with Displacement | $(Z+q) \leftarrow \operatorname{Rr}$ | None |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None |
| LPM | Rd, Z | Load Program Memory | $\mathrm{Rd} \leftarrow(Z)$ | None |
| LPM | Rd, Z+ | Load Program Memory and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None |
| SPM |  | Store Program Memory | $(\mathrm{Z}) \leftarrow \mathrm{R} 1: \mathrm{R0}$ | None |
| IN | Rd, P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None |
| OUT | P, Rr | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None |
| PUSH | Rr | Push Register on Stack | Stack $\leftarrow \mathrm{Rr}$ | None |
| POP | Rd | Pop Register from Stack | Rd $\leftarrow$ Stack | None |

## BRANCH INSTRUCTIONS

| Mnem. | Oper. | Description | Operation | Flags |
| :---: | :---: | :---: | :---: | :---: |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None |
| JMP | k | Direct Jump | $\mathrm{PC} \leftarrow \mathrm{k}$ | None |
| RCALL | k | Relative Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None |
| CALL | k | Direct Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{k}$ | None |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ Stack | None |
| RETI |  | Interrupt Return | PC $\leftarrow$ Stack | I |
| CPSE | Rd, Rr | Compare, Skip if Equal | if (Rd $=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None |
| CP | Rd, Rr | Compare | Rd-Rr | Z,N,V,C,H |
| CPC | Rd, Rr | Compare with Carry | Rd - Rr - C | Z,N,V,C,H |
| CPI | Rd,K | Compare Register with Immediate | Rd-K | Z,N,V,C,H |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register is Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(b)=0) P C \leftarrow P C+2$ or 3 | None |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(P(b)=1) P C \leftarrow P C+2$ or 3 | None |
| BRBS | $s, k$ | Branch if Status Flag Set | if (SREG(s)=1) then PC ¢PC+k+1 | None |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s)=0) then PC ¢PC+k+1 | None |
| BREQ | k | Branch if Equal | if $(Z=1)$ then $P C \leftarrow P C+k+1$ | None |
| BRNE | k | Branch if Not Equal | if $(Z=0)$ then $P C \leftarrow P C+k+1$ | None |
| BRCS | k | Branch if Carry Set | if $(C=1)$ then $P C \leftarrow P C+k+1$ | None |
| BRCC | k | Branch if Carry Cleared | if $(C=0)$ then $P C \leftarrow P C+k+1$ | None |
| BRSH | k | Branch if Same or Higher | if $(C=0)$ then $P C \leftarrow P C+k+1$ | None |
| BRLO | k | Branch if Lower | if $(C=1)$ then $P C \leftarrow P C+k+1$ | None |
| BRMI | k | Branch if Minus | if $(\mathrm{N}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| BRPL | k | Branch if Plus | if $(\mathrm{N}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| BRGE | k | Branch if Greater or Equal,Signed | if ( N and $\mathrm{V}=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| BRLT | k | Branch if Less Than Zero, Signed | if ( N and $\mathrm{V}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| BRHS | k | Branch if Half Carry Flag Set | if $(H=1)$ then $P C \leftarrow P C+k+1$ | None |
| BRHC | k | Branch if Half Carry Flag Cleared | if $(\mathrm{H}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| BRTS | k | Branch if T Flag Set | if ( $\mathrm{T}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| BRTC | k | Branch if T Flag Cleared | if ( $T=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| BRVS | k | Branch if Overflow Flag is Set | if $(V=1)$ then $P C \leftarrow P C+k+1$ | None |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(\mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| BRIE | k | Branch if Interrupt Enabled | if $(\mathrm{I}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |
| BRID | k | Branch if Interrupt Disabled | if $(\mathrm{I}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None |

## BIT AND BIT-TEST INSTRUCTIONS

| Mnem. | Operan. | Description | Operation | Flags |
| :---: | :---: | :---: | :---: | :---: |
| SBI | P, b | Set Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None |
| CBI | P, b | Clear Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$ | None |
| LSL | Rd | Logical Shift Left | $\begin{aligned} & \operatorname{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \\ & \mathrm{Rd}(0) \leftarrow 0 \\ & \hline \end{aligned}$ | Z,C,N, V |
| LSR | Rd | Logical Shift Right | $\begin{aligned} & \operatorname{Rd}(n) \leftarrow \operatorname{Rd}(n+1), \\ & \operatorname{Rd}(7) \leftarrow 0 \\ & \hline \end{aligned}$ | Z, C,N,V |
| ROL | Rd | Rotate Left Through Carry | $\begin{aligned} & \operatorname{Rd}(0) \leftarrow C, \\ & \operatorname{Rd}(n+1) \leftarrow \operatorname{Rd}(n), \\ & C \leftarrow \operatorname{Rd}(7) \\ & \hline \end{aligned}$ | Z,C,N, V |
| ROR | Rd | Rotate Right Through Carry | $\begin{aligned} & \operatorname{Rd}(7) \leftarrow \mathrm{C}, \\ & \operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \\ & \mathrm{C} \leftarrow \operatorname{Rd}(0) \\ & \hline \end{aligned}$ | Z, C,N, V |
| ASR | Rd | Arithmetic Shift Right | $\begin{aligned} & \begin{array}{l} R d(n) \leftarrow R d(n+1) \\ n=0 . .6 \end{array} \\ & \hline \end{aligned}$ | Z, C,N, V |
| SWAP | Rd | Swap Nibbles | $\begin{aligned} & \operatorname{Rd}(3 . .0) \leftarrow \operatorname{Rd}(7 . .4), \\ & \operatorname{Rd}(7 . .4) \leftarrow \operatorname{Rd}(3 . .0) \\ & \hline \end{aligned}$ | None |
| BSET | S | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) |
| BCLR | S | Flag Clear | SREG(s) $\leftarrow 0$ | SREG(s) |
| BST | Rr, b | Bit Store from Register to T | $\mathrm{T} \leftarrow \operatorname{Rr}(\mathrm{b})$ | T |
| BLD | Rd, b | Bit load from T to Register | $\mathrm{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None |
| SEC |  | Set Carry | $C \leftarrow 1$ | C |
| CLC |  | Clear Carry | $C \leftarrow 0$ | C |
| SEN |  | Set Negative Flag | $N \leftarrow 1$ | N |
| CLN |  | Clear Negative Flag | $N \leftarrow 0$ | N |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | 1 |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 |
| SES |  | Set Signed Test Flag | $S \leftarrow 1$ | S |
| CLS |  | Clear Signed Test Flag | $S \leftarrow 0$ | S |
| SEV |  | Set Two's Complement Overflow | $V \leftarrow 1$ | V |
| CLV |  | Clear Two's Complement Overflow | $V \leftarrow 0$ | V |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T |
| CLT |  | Clear T in SREG | $T \leftarrow 0$ | T |
| SEH |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H |
| CLH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H |

## ARITHMETIC AND LOGIC INSTRUCTIONS

| Mnem. | Operands | Description | Operation | Flags |
| :---: | :---: | :---: | :---: | :---: |
| ADD | $\mathrm{Rd}, \mathrm{Rr}$ | Add two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | Z,C,N,V,H |
| ADC | Rd, Rr | Add with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z,C,N,V,H |
| ADIW | RdI, K | Add Immediate to Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl + K | Z,C,N,V,S |
| SUB | Rd, Rr | Subtract two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z,C,N,V,H |
| SUBI | Rd, K | Subtract Constant from Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z,C,N,V,H |
| SBC | Rd, Rr | Subtract with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z,C,N,V,H |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z,C,N,V,H |
| SBIW | RdI, K | Subtract Immediate from Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl - K | Z,C,N,V,S |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \cdot \mathrm{Rr}$ | Z,N,V |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd} \cdot \mathrm{K}$ | Z,N,V |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{Rr}$ | Z,N,V |
| ORI | Rd, K | Logical OR Register and Constant | $R d \leftarrow R d \vee K$ | Z,N,V |
| EOR | Rd, Rr | Exclusive OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \mathrm{Rr}$ | Z,N,V |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow$ \$FF - Rd | Z,C,N,V |
| NEG | Rd | Two's Complement | $\mathrm{Rd} \leftarrow \$ 00-\mathrm{Rd}$ | Z,C,N,V,H |
| SBR | Rd, K | Set Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \vee \mathrm{K}$ | Z,N,V |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \cdot(\$ F F-K)$ | Z,N,V |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z,N,V |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z,N,V |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \cdot \mathrm{Rd}$ | Z,N,V |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \$ 00$ | Z,N,V |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow$ \$FF | None |
| MUL | Rd, Rr | Multiply Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr}$ | Z,C |
| MULS | Rd, Rr | Multiply Signed | $\mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr}$ | Z,C |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow \mathrm{Rd} \times \mathrm{Rr}$ | Z,C |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z,C |
| FMULS | Rd , Rr | Fractional Multiply Signed | $\mathrm{R} 1: \mathrm{R0} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z, C |
| FMULSU | $\mathrm{Rd}, \mathrm{Rr}$ | Fractional Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{R0} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z, C |

## MCU CONTROL INSTRUCTIONS

| Mnemonics | Operands | Description | Operation | Flags |
| :--- | :--- | :--- | :--- | :--- |
| NOP |  | No Operation |  | None |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None |
| WDR |  | Watchdog Reset | (see specific descr. for WDR/timer) | None |
| BREAK |  | Break | For On-Chip Debug Only | None |

## SECTION B.2: AVR INSTRUCTIONS FORMAT

ADC Rd, Rr ; Add with carry
$0 \leq \mathrm{d} \leq \mathbf{3 1}, \mathbf{0} \leq \mathrm{r} \leq \mathbf{3 1} \quad ; \mathbf{R d} \leftarrow \mathbf{R d}+\mathbf{R r}+\mathbf{C}$
Adds two registers and the contents of the C flag and places the result in the destination register Rd.

Flags: H, S, V, N, Z, C Cycles: 1
Example:
;Add R1:R0 to R3:R2
add r2,r0 ;Add low byte
adc r3,r1 ;Add with carry high byte
ADD Rd, Rr ; Add without carry
$\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1}, \mathbf{0} \leq \mathbf{r} \leq \mathbf{3 1} \quad ; \mathbf{R d} \leftarrow \mathbf{R d}+\mathbf{R r}$
Adds two registers without the C flag and places the result in the destination register Rd.

Flags: H, S, V, N, Z, C Cycles: 1
Example:
$\begin{array}{ll}\text { add } r 1, r 2 & \text {; Add } r 2 \text { to r1 (r1=r1+r2) } \\ \text { add } r 28, r 28 & \text {; Add r28 to itself (r28=r28+r28) }\end{array}$
ADIWRd+1:Rd, K ; Add Immediate to Word
$\mathbf{d} \in\{24,26,28,30\}, 0 \leq K \leq 63 \quad ; \mathbf{R d}+\mathbf{1 : R d} \leftarrow \mathbf{R d}+\mathbf{1 : R d}+\mathbf{K}$
Adds an immediate value ( $0-63$ ) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

Flags: S, V, N, Z, C Cycles: 2
Example:
adiw r25:24,1 ;Add 1 to r25:r24
adiw ZH:ZL,63 ;Add 63 to the Z-pointer (r31:r30)

| AND Rd, Rr | $;$ LogicalAND |
| :--- | :--- |
| $\mathbf{0 \leq d \leq 3 1 , 0 \leq r \leq 3 1}$ | $; \mathbf{R d} \leftarrow \mathbf{R d} \cdot \mathbf{R r}$ |

Performs the logical AND between the contents of register Rd and register Rr and places the result in the destination register Rd.

Flags: $\mathrm{S}, \mathrm{V} \leftarrow 0, \mathrm{~N}, \mathrm{Z} \quad$ Cycles: 1
Example:

```
and r2,r3 ;Bitwise and r2 and r3, result in r2
ldi r16,1 ;Set bitmask 0000 0001 in r16
and r2,r16 ;Isolate bit 0 in r2
```

| ANDI Rd, K | ; Logical AND with Immediate |
| :--- | :--- |
| $\mathbf{1 6 \leq d \leq 3 1 , ~} 0 \leq K \leq 255$ | ;Rd $\leftarrow \operatorname{Rd} \cdot \mathbf{K}$ |

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd.

Flags: $\mathrm{S}, \mathrm{V} \leftarrow 0, \mathrm{~N}, \mathrm{Z} \quad$ Cycles: 1

Example:
andi r17,\$0F ;Clear upper nibble of r17
andi $\mathrm{r} 18, \$ 10 \quad$;Isolate bit 4 in r18
$\overline{\text { ASR Rd }}$
; Arithmetic Shift Right
$\mathbf{0} \leq \mathrm{d} \leq \mathbf{3 1}$
Shifts all bits in Rd one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C flag of the
 SREG. This operation effectively divides a signed value by two without changing its sign. The Carry flag can be used to round the result.

Flags: S, V, N, Z, C Cycles: 1
Example:

```
ldi r16,$10 ;Load decimal 16 into r16
asr r16 ;r16=r16 / 2
ldi r17,$FC ;Load -4 in r17
asr r17 ;r17=r17/2
```


## BCLR s ; Bit Clear in SREG

$0 \leq s \leq 7$
; SREG(s) $\leftarrow 0$
Clears a single flag in SREG (Status Register).
Flags: I, T, H, S, V, N, Z, C Cycles: 1
Example:
bclr $0 \quad$;Clear Carry flag
bclr 7 ;Disable interrupts
BLD Rd, $b$; Bit Load from the T Flag in SREG to a Bit in Register $\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1}, \mathbf{0} \leq \mathrm{b} \leq 7 \quad ; \boldsymbol{R d}(\mathbf{b}) \leftarrow \mathbf{T}$

Copies the T flag in the SREG (Status Register) to bit b in register Rd.
Flags: --- Cycles: 1
Example:
bst r1,2 ; Store bit 2 of r1 in $T$ flag
bld ro,4 ;Load $T$ flag into bit 4 of ro
BRBC s, $k$; Branch if Bit in SREG is Cleared
$0 \leq \mathrm{s} \leq 7,-64 \leq \mathrm{k} \leq+63 \quad ;$ If SREG(s) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Conditional relative branch. Tests a single bit in SREG (Status Register) and branches relatively to PC if the bit is set.

Flags: --- Cycles: 1or 2
Example:
cpi r20,5

```
;Compare r20 to the value 5
```

brbc 1,noteq ;Branch if Zero flag cleared
noteq:nop ;Branch destination (do nothing)

BRBS s, k ; Branch if Bit in SREG is Set
$0 \leq s \leq 7,-64 \leq k \leq+63 \quad ;$ If SREG(s) $=1$ then PC $\leftarrow P C+k+1$, else PC $\leftarrow \mathrm{PC}+1$
Conditional relative branch. Tests a single bit in SREG (Status Register) and branches relatively to PC if the bit is set.

Flags: ---
Cycles: 1 or 2
Example:

```
bst r0,3 ;Load T bit with bit 3 of r0
brbs 6,bitset ;Branch T bit was set
bitset: nop ;Branch destination (do nothing)
```

BRCC k ; Branch if Carry Cleared
$-64 \leq k \leq+63 \quad ;$ If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is cleared.

Flags: --- Cycles: 1 or 2
Example:

| add r22,r23 | ;Add r23 to r22 |
| :--- | :--- |
| brec nocarry | ; Branch if carry cleared |
| nocarry: $\quad$ nop | ; Branch destination (do nothing) |


| BRCS $k$ | ; Branch if Carry Set |
| :--- | :--- |
| $-64 \leq k \leq+63$ | ; If $C=1$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$ |

Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set.

Flags: ---
Cycles: 1 or 2
Example:

```
cpi r26,\$56 ;Compare r26 with \$56
```

brcs carry ;Branch if carry set
carry: nop ;Branch destination (do nothing)

## BREAK ; Break

The BREAK instruction is used by the on-chip debug system, and is normally not used in the application software. When the BREAK instruction is executed, the AVR CPU is set in the stopped mode. This gives the on-chip debugger access to internal resources.

Flags: ---
Cycles: 1
Example:
BREQ k ; Branch if Equal
$\underline{-64 \leq k \leq+63} \quad ;$ If $\operatorname{Rd}=\operatorname{Rr}(Z=1)$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$
Conditional relative branch. Tests the Zero flag $(Z)$ and branches relatively to PC if $Z$ is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was equal to the unsigned or signed binary number represented in Rr .

Flags: ---
Cycles: 1 or 2
Example:
ccp r1, r0 breq equal ;Branch if registers equal
...
equal: nop ;Branch destination (do nothing)

Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if $S$ is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the signed binary number represented in Rd was greater than or equal to the signed binary number represented in Rr .

Flags: ---
Cycles: 1 or 2
Example:

| cp r11,r12 <br> brge greateq <br> $\ldots$ <br> nop | ;Compare registers r11 and r12 <br> ; Branch if r11 $\geq r 12 ~(s i g n e d) ~$ |
| :--- | :--- |
| greateq: |  |

Conditional relative branch. Tests the Half Carry flag (H) and branches relatively to PC if H is cleared.

Flags: ---
Cycles: 1 or 2
Example:

```
brhc hclear ;Branch if Half Carry flag cleared
hclear: nop ;Branch destination (do nothing)
```

| BRHS $k$ | ; Branch if Half Carry Flag is Set |
| :--- | :--- |
| $-64 \leq k \leq+63$ | $;$ If $H=1$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$ |

Conditional relative branch. Tests the Half Carry flag (H) and branches relatively to PC if H is set.

Flags: --- Cycles: 1 or 2
Example:

|  | brhs hset | ;Branch if Half Carry flag set |
| :--- | :--- | :--- |
| hset: | $\ldots$ | nop |


| BRID $k$ | ; Branch if Global Interrupt is Disabled |
| :--- | :--- |
| $-64 \leq k \leq+63$ | $;$ If $I=0$ then $P C \leftarrow P C+k+1$, else PC $\leftarrow P C+1$ |

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is cleared.

Flags: --- Cycles: 1 or 2
Example:
brid intdis ;Branch if interrupt disabled
intdis: nop ;Branch destination (do nothing)

| BRIE $k$ | ; Branch if Global Interrupt is Enabled |
| :--- | :--- |
| $-64 \leq k \leq+63$ | ; If $\mathrm{I}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{1}$ |

Conditional relative branch. Tests the Global Interrupt flag (I) and branches relatively to PC if I is set.

Flags: ---
Cycles: 1 or 2

Example:
inten: nop ;Branch destination (do nothing)
BRLO k ; Branch if Lower (Unsigned)
$\underline{-64 \leq k \leq+63} \quad ;$ If $\operatorname{Rd}<\operatorname{Rr}(C=1)$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$
Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if C is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the unsigned binary number represented in Rd was smaller than the unsigned binary number represented in Rr .

Flags: ---
Cycles: 1 or 2
Example:

```
eor r19,r19 ;Clear r19
loop: inc r19 ;Increment r19
    cpi r19,$10 ;Compare r19 with $10
brlo loop ;Branch if r19 < $10 (unsigned)
nop ;Exit from loop (do nothing)
```

BRLT k ; Branch if Less Than (Signed)
$\underline{-64 \leq k \leq+63} \quad ;$ If $\operatorname{Rd}<\operatorname{Rr}(N \oplus V=1)$ then $P C \leftarrow P C+k+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$
Conditional relative branch. Tests the Signed flag (S) and branches relatively to PC if $S$ is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the signed binary number represented in Rd was less than the signed binary number represented in Rr .

Flags: ---
Cycles: 1 or 2
Example:

```
bcp r16,r1 ;Compare r16 to r1
brlt less ;Branch if r16 < r1 (signed)
less: nop ;Branch destination (do nothing)
```

BRMI k ; Branch if Minus
$-64 \leq k \leq+63 \quad ;$ If $N=1$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$
Conditional relative branch. Tests the Negative flag (N) and branches relatively to PC if N is set.

Flags: --- Cycles: 1 or 2
Example:

|  | subi r18,4 |
| :--- | :--- |
| brmi negative | ;Subtract 4 from r18 |
| negative: $\quad$ nop |  |
| nench if result negative |  |

BRNE k ; Branch if Not Equal
$\underline{-64 \leq k \leq+63} \quad ;$ If $\operatorname{Rd} \neq \operatorname{Rr}(\mathbb{Z}=0)$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

Conditional relative branch. Tests the Zero flag $(\mathrm{Z})$ and branches relatively to PC if Z is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the unsigned or signed binary
number represented in Rd was not equal to the unsigned or signed binary number represented in Rr.

$$
\text { Flags: --- Cycles: } 1 \text { or } 2
$$

Example:
eor r27,r27 ;Clear r27
loop: inc r27 ;Increment r27
cpi r27,5 ; Compare r27 to 5
brne loop ;Branch if r27 not equal 5
nop ;Loop exit (do nothing)

| BRPL $k$ | ; Branch if Plus |
| :--- | :--- |
| $-64 \leq k \leq+63$ | $;$ If $N=0$ then $P C \leftarrow P C+k+1$, else $\mathrm{PC} \leftarrow P C+1$ |

Conditional relative branch. Tests the Negative flag (N) and branches relatively to PC if N is cleared.

Flags: --- Cycles: 1 or 2
Example:

| subi r26,\$50 | ;Subtract $\$ 50$ from r26 |
| :--- | :--- |
| brpl positive | ;Branch if r26 positive |
| positive: $\quad$ nop | ;Branch destination (do nothing) |

BRSH k ; Branch if Same or Higher (Unsigned)
$-64 \leq k \leq+63 \quad ;$ If $\operatorname{Rd} \geq \operatorname{Rr}(C=0)$ then $\operatorname{PC} \leftarrow P C+k+1$, else $P C \leftarrow P C+1$
Conditional relative branch. Tests the Carry flag (C) and branches relatively to PC if $C$ is cleared. If the instruction is executed immediately after execution of any of the instructions CP, CPI, SUB, or SUBI, the branch will occur if and only if the unsigned binary number represented in Rd was greater than or equal to the unsigned binary number represented in Rr.

Flags: ---
Cycles: 1 or 2
Example:

|  | subi r19,4 | ; Subtract 4 from r19 |
| :--- | :--- | :--- |
| brsh highsm | ; Branch if r19 $>=4$ (unsigned) |  |
| highsm: | nop | ; Branch destination (do nothing) |

BRTC k ; Branch if the T Flag is Cleared $\underline{-64 \leq k \leq+63} \quad ;$ If $T=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+1$

Conditional relative branch. Tests the T flag and branches relatively to PC if T is cleared.

Flags: ---
Example:

|  | bst r3,5 | brtc tclear |
| :--- | :--- | :--- |
|  | Ptore bit 5 of r3 in $T$ flag |  |
| tclear: | mop | Branch if this bit was cleared |
|  | ; Branch destination (do nothing) |  |

Cycles: 1 or 2
;Branch destination (do nothing)

BRTS k ; Branch if the T Flag is Set $-64 \leq k \leq+63 \quad ;$ If $T=1$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$

Conditional relative branch. Tests the T flag and branches relatively to PC if T is set.

Flags: --- Cycles: 1 or 2
Example:

|  | bst r3,5 |  |
| :--- | :--- | :--- |
| brts tset | ;Store bit 5 of r3 in $T$ flag |  |
| tset: | nop | Branch if this bit was set |


| BRVC $k$ | ; Branch if Overflow Cleared |
| :--- | :--- |
| $-64 \leq k \leq+63$ | $;$ If $\mathrm{V}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$, else $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{1}$ |

Conditional relative branch. Tests the Overflow flag (V) and branches relatively to PC if V is cleared.
Flags: ---
Cycles: 1 or 2

Example:

```
add r3,r4 ; Add r4 to r3
brvc noover ;Branch if no overflow
noover: nop ;Branch destination (do nothing)
```

| BRVS $k$ | ; Branch if Overflow Set |
| :--- | :--- |
| $-64 \leq k \leq+63$ | ; If $V=1$ then $P C \leftarrow P C+k+1$, else $P C \leftarrow P C+1$ |

Conditional relative branch. Tests the Overflow flag (V) and branches relatively to PC if V is set.

Flags: --- Cycles: 1 or 2
Example:

|  | add r3,r4 <br> brvs overfl | ;Add r4 to r3 <br> ;Branch if overflow |
| :---: | :---: | :---: |
| overfl: | nop | ; Branch destination (do nothing) |
| BSET S |  | ; Bit Set in SREG |
| $0 \leq \mathrm{s} \leq 7$ |  | ; SREG(s) $\leftarrow 1$ |

Sets a single flag or bit in SREG (Status Register).
Flags: Any of the flags. Cycles: 1
Example:

```
bset 6 ; Set T flag
bset 7 ;Enable interrupt
```

| BST Rd,b | $;$ Bit Store from Register to T Flag in SREG |
| :--- | :--- |
| $\mathbf{0 \leq d \leq 3 1 , 0 \leq b \leq 7}$ | $; \mathbf{T} \leftarrow \operatorname{Rd}(\mathbf{b})$ |

Stores bit b from Rd to the T flag in SREG (Status Register).
Flags: T
Cycles: 1
Example:

```
ost rl,2 ;Store bit 2 of r1 in T flag
bld r0,4 ;Load T into bit 4 of r0t
```

CALL k

## ; Long Call to a Subroutine

$0 \leq k<64 \mathrm{~K}$ (Devices with 16 bits PC) or $0 \leq k<4$ M (Devices with 22 bits PC)
Calls to a subroutine within the entire program memory. The return address (to the instruction after the CALL) will be stored onto the stack. (See also RCALL.) The stack pointer uses a post-decrement scheme during CALL.

Flags: ---
Cycles: 4
Example:

|  | mov r16,r0 | ;Copy r0 to r16 |
| :--- | :--- | :--- |
| call check | ;Call subroutine |  |
| nop | ;Continue (do nothing) |  |
| check: | cpi r16,\$42 | ;Check if r16 has a special value |
|  | breq error | ;Branch if equal |
|  | ret | ;Return from subroutine |
| error: | $\cdots$ |  |
|  | rjmp error | ;Infinite loop |

CBI A, b ; Clear Bit in I/O Register
$\mathbf{0} \leq \mathrm{A} \leq \mathbf{3 1}, \mathbf{0} \leq \mathrm{b} \leq 7 \quad ; \mathbf{I} / \mathrm{O}(\mathrm{A}, \mathrm{b}) \leftarrow \mathbf{0}$
Clears a specified bit in an I/O Register. This instruction operates on the lower 32 I/O registers (addresses 0-31).

Flags: --- Cycles: 2
Example:

```
cbi $12,7 ;Clear bit 7 in Port D
```

| CBR Rd, $k$ | ; Clear Bits in Register |
| :--- | :--- |
| $16 \leq d \leq 31,0 \leq K \leq 255$ | ; Rd $\leftarrow$ Rd $\cdot(\$ F F-K)$ |

Clears the specified bits in register Rd. Performs the logical AND between the contents of register Rd and the complement of the constant mask K.

Flags: $\mathrm{S}, \mathrm{N}, \mathrm{V} \leftarrow 0, \mathrm{Z}$ Cycles: 1
Example:

```
cbr r16,$F0 ;Clear upper nibble of r16
cbr r18,1 ;Clear bit 0 in r18
```

CLC $\quad$; Clear Carry Flag

Clears the Carry flag (C) in SREG (Status Register).
Flags: $\mathrm{C} \leftarrow 0 . \quad$ Cycles: 1
Example:

```
add r0,r0
;Add r0 to itself
;Clear Carry flag
```

$\overline{\mathrm{CLH}}$
; Clear Half Carry Flag
; $\mathbf{H} \leftarrow \mathbf{0}$

Clears the Half Carry flag (H) in SREG (Status Register).
Flags: $\mathrm{H} \leftarrow 0 . \quad$ Cycles: 1
Example:
; Clear the Half Carry flag

CLI |  | $;$ Clear Global Interrupt Flag |
| :--- | :--- |
|  | $; \mathrm{I} \leftarrow 0$ |

Clears the Global Interrupt flag (I) in SREG (Status Register). The interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction.

Flags: $\mathrm{I} \leftarrow 0$.
Cycles: 1
Example:

```
in temp, SREG ;Store SREG value
    ;(temp must be defined by user)
cli ;Disable interrupts during timed sequence
sbi EECR, EEMWE ;Start EEPROM write
sbi EECR, EEWE ;
out SREG, temp ;Restore SREG value (I-flag)
```

| $\overline{C L N}$ | $;$ Clear Negative Flag |
| :--- | :--- |
|  | $; \mathbf{N} \leftarrow 0$ |

Clears the Negative flag (N) in SREG (Status Register).
Flags: $\mathrm{N} \leftarrow 0 . \quad$ Cycles: 1
Example:

```
add r2,r3 ;Add r3 to r2
cln ;Clear Negative flag
```

| CLR Rd | ; Clear Register |
| :--- | :--- |
| $\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1}$ | ; Rd $\leftarrow$ Rd $\oplus$ Rd |

Clears a register. This instruction performs an Exclusive-OR between a register and itself. This will clear all bits in the register..

Flags: $\mathrm{S} \leftarrow 0, \mathrm{~N} \leftarrow 0, \mathrm{~V} \leftarrow 0, \mathrm{Z} \leftarrow 0 \quad$ Cycles: 1
Example:

| loop: | clr r18 <br> inc r18 <br> $\ldots$ <br> cpi r18, \$50 <br> brne loop | ;Clear r18 |
| :--- | :--- | :--- |
|  |  | ; Increment r18 |
|  |  | ; Compare r18 to \$50 |
| CLS | ; S $\leftarrow \mathbf{0}$ |  |

Clears the Signed flag (S) in SREG (Status Register).
Flags: $\mathrm{S} \leftarrow 0 . \quad$ Cycles: 1
Example:

$$
\begin{array}{ll}
\text { add r2,r3 } & \text {;Add r3 to r2 } \\
\text { cls } & \text {;Clear Signed flag }
\end{array}
$$

CLT ; Clear T Flag
; $\mathbf{T} \leftarrow \mathbf{0}$
Clears the T flag in SREG (Status Register).
Flags: $\mathrm{T} \leftarrow 0 . \quad$ Cycles: 1
Example:
clt ;Clear T flag

| CLV | ; Clear Overflow Flag |
| :--- | :--- |
|  | $; \mathrm{V} \leftarrow 0$ |

Clears the Overflow flag (V) in SREG (Status Register).
Flags: $\mathrm{V} \leftarrow 0 . \quad$ Cycles: 1
Example:

$$
\begin{array}{ll}
\text { add r2,r3 } & \text {; Add r3 to r2 } \\
\text { clv } & \text {;Clear Overflow flag }
\end{array}
$$

| CLZ | $;$ Clear Zero Flag |
| :--- | :--- |
|  | $; \mathbf{Z} \leftarrow 0$ |

Clears the Zero flag (Z) in SREG (Status Register).
Flags: $\mathrm{Z} \leftarrow 0$.
Cycles: 1
Example:

$$
\text { clz } \quad \text {; Clear zero }
$$

| COM Rd | ; One's Complement |
| :--- | :--- |
| $0 \leq \mathrm{d} \leq 31$ | $;$ Rd $\leftarrow \$ F F-$ Rd |

This instruction performs a one's complement of register Rd.
Flags: $\mathrm{S}, \mathrm{V} \leftarrow 0, \mathrm{~N}, \mathrm{Z} \leftarrow 1$, $\mathrm{C} . \quad$ Cycles: 1
Example:

|  | com r4 | breq zero |
| :--- | :--- | :--- |
| zero: | Take one's complement of r4 |  |
|  | ; Branch if zero |  |


| $\mathbf{C P R d , R r}$ | $;$ Compare |
| :--- | :--- |
| $\mathbf{0 \leq d} \leq \mathbf{3 1 , 0 \leq r \leq 3 1}$ | $; \mathbf{R d}-\mathbf{R r}$ |

This instruction performs a compare between two registers, Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction.

Flags: H, S, V, N, Z, C. Cycles: 1
Example:

|  | cp r4,r19 |
| :--- | :--- |
| brne noteq | ; Compare r4 with r19 |
| noteq: | nop |


| CPC Rd,Rr | ; Compare with Carry |
| :--- | :--- |
| $\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1 , 0} \leq \mathbf{r} \leq \mathbf{3 1}$ | $; \mathbf{R d}-\mathbf{R r}-\mathbf{C}$ |

This instruction performs a compare between two registers, Rd and Rr , and also takes into account the previous carry. None of the registers are changed. All conditional branches can be used after this instruction.

Flags: H, S, V, N, Z, C. Cycles: 1
Example:

```
    cp r2,r0 ; Compare low byte
    cpc r3,r1 ; Compare high byte
    brne noteq ;Branch if not equal
noteq: nop ;Branch destination (do nothing)
```

CPI Rd,K
; Compare with Immediate
$\mathbf{1 6} \leq \mathrm{d} \leq \mathbf{3 1}, 0 \leq K \leq 255$

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.

Flags: H, S,V, N, Z, C. Cycles: 1
Example:

|  | cpi r19,3 |  |
| :--- | :--- | :--- |
| brne error | ;Compare r19 with 3 |  |
| error: | nop | Branch if r19 not equal 3 |

CPSE Rd,Rr ; Compare Skip if Equal
$\underline{0} \leq \mathrm{d} \leq \mathbf{3 1 , 0} \leq \mathrm{r} \leq \mathbf{3 1} \quad ;$ If $\mathrm{Rd}=\mathrm{Rr}$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{2}$ or $\mathbf{3}$ else $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{1}$
This instruction performs a compare between two registers Rd and Rr , and skips the next instruction if $\mathrm{Rd}=\mathrm{Rr}$.

Flags:---
Cycles: 1, 2, or 3
Example:

```
inc r4 ;Increment r4
cpse r4,r0 ;Compare r4 to r0
neg r4 ;Only executed if r4 not equal r0
nop ;Continue (do nothing)
```

| DEC Rd | $;$ Decrement |
| :--- | :--- |
| $\mathbf{0 \leq d \leq 3 1}$ | $; \mathbf{R d} \leftarrow \mathbf{R d}-\mathbf{1}$ |

Subtracts one from the contents of register Rd and places the result in the destination register Rd.

The C flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Flags: S,V, N, Z. Cycles: 1
Example:

```
ldi r17,$10 ;Load constant in r17
loop: add r1,r2 ;Add r2 to r1
dec r17 ;Decrement r17
brne loop ;Branch if r17 not equal 0
nop ;Continue (do nothing)
```

| EOR Rd,Rr | ; Exclusive OR |
| :--- | :--- |
| $\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1}, \mathbf{0} \leq \mathbf{r} \leq \mathbf{3 1}$ | $; \mathbf{R d} \leftarrow \mathbf{R d} \oplus \mathbf{R r}$ |

Performs the logical Exclusive OR between the contents of register Rd and register Rr and places the result in the destination register Rd .

Flags: S, V, Z $\leftarrow 0, \mathrm{~N}, \mathrm{Z} . \quad$ Cycles: 1
Example:

```
eor r4,r4 ;Clear r4
eor r0,r22 ;Bitwise XOR between r0 and r22
```

FMUL Rd,Rr ; Fractional Multiply Unsigned $\underline{\mathbf{1 6} \leq \mathrm{d} \leq 23,16 \leq \mathrm{r} \leq 23 \quad ; \mathrm{R} 1: \mathbf{R 0} \leftarrow \operatorname{Rd} \times \operatorname{Rr} \text { (unsigned } \leftarrow \text { unsigned } \times \text { unsigned) }}$

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit unsigned multiplication and shifts the result one bit left.

| Rd | $\times$ | Rr | $\ldots$ | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplicand |  | Multiplier |  | Product High | Product Low |
| 8 |  | 8 | 16 |  |  |

Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1 + N2).(Q1 + Q2)). For signal processing applications, the (1.7) format is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMUL instruction incorporates the shift operation in the same number of cycles as MUL.

The (1.7) format is most commonly used with signed numbers, while FMUL performs an unsigned multiplication. This instruction is therefore most useful for calculating one of the partial products when performing a signed multiplication with 16-bit inputs in the (1.15) format, yielding a result in the (1.31) format. (Note: The result of the FMUL operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format.) The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.

The multiplicand Rd and the multiplier Rr are two registers containing unsigned fractional numbers where the implicit radix point lies between bit 6 and bit 7. The 16-bit unsigned fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

Flags: Z, C. Cycles: 2
Example:

```
;******************************************************************
;* DESCRIPTION
;* Signed fractional multiply of two 16-bit numbers with 32-bit result.
;* r19:r18:r17:r16 = ( r23:r22 * r21:r20 ) << 1
;******************************************************************
    fmuls 16x16_32:
    clr r2
    fmuls r23, r21 ;((signed)ah *(signed)bh) << 1
    movw r19:r18, r1:r0
    fmul r22, r20 ;(al * bl) << 1
    adc r18, r2
    movwr17:r16, r1:r0
    fmulsu r23, r20 ;((signed)ah * bl) << 1
    sbc r19, r2
    add r17, r0
    adc r18, r1
    adc r19, r2
    fmulsu r21, r22 ;((signed)bh * al) << 1
    sbc r19, r2
    add r17, r0
    adc r18, r1
    adc r19, r2
```

FMULS Rd,Rr ; Fractional Multiply Signed
$\underline{16 \leq d \leq 23,16 \leq r \leq 23 \quad ; R 1: R 0 \leftarrow R d \times \operatorname{Rr}(\text { signed } \leftarrow \text { signed } \times \text { signed })}$
This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication and shifts the result one bit left.

| Rd | $\times$ | Rr | $\rightarrow$ | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplicand |  | Multiplier |  | Product High | Product Low |
| 8 |  | 8 | 16 |  |  |

Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1 + N2). (Q1 + Q2)). For signal processing applications, the (1.7) format is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULS instruction incorporates the shift operation in the same number of cycles as MULS.

The multiplicand Rd and the multiplier Rr are two registers containing signed fractional numbers where the implicit radix point lies between bit 6 and bit 7. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

Note that when multiplying $0 \times 80(-1)$ with $0 \times 80(-1)$, the result of the shift operation is $0 x 8000(-1)$. The shift operation thus gives a two's complement overflow. This must be checked and handled by software.

This instruction is not available in all devices. Refer to the device-specific instruction set summary.

Flags: Z, C. Cycles: 2
Example:
$\begin{array}{ll}\text { fmuls r23,r22 } & \text {;Multiply signed r23 and r22 in } \\ \text { movw r23:r22,r1:r0 } & \text {;(1.7) format, result in (1.15) format } \\ & \text {;Copy result back in r23:r22 }\end{array}$
FMULSU Rd,Rr ; Fractional Multiply Signed with Unsigned
$\mathbf{1 6} \leq \mathbf{d} \leq \mathbf{2 3}, \mathbf{1 6} \leq \mathbf{r} \leq \mathbf{2 3} \quad ; \mathbf{R 1}: \mathbf{R 0} \leftarrow \mathbf{R d} \times \mathbf{R r}$
This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication and shifts the result one bit left.

| Rd |  | Rr |  | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplicand | $\times$ | Multiplier | $\rightarrow$ | Product High | Product Low |
| 8 |  | 8 |  | 16 |  |

Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1 + N2). (Q1 + Q2)). For signal processing applications, the (1.7) format is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULSU instruction incorporates the shift operation in the same number of cycles as MULSU.

The (1.7) format is most commonly used with signed numbers, while FMULSU
performs a multiplication with one unsigned and one signed input. This instruction is therefore most useful for calculating two of the partial products when performing a signed multiplication with 16 -bit inputs in the (1.15) format, yielding a result in the (1.31) format. (Note: The result of the FMULSU operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format.) The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.

The multiplicand Rd and the multiplier Rr are two registers containing fractional numbers where the implicit radix point lies between bit 6 and bit 7. The multiplicand Rd is a signed fractional number, and the multiplier Rr is an unsigned fractional number. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device-specific instruction set summary.

Flags: Z, C. Cycles: 2
Example:

```
;**********************************************************************
;* DESCRIPTION
;* Signed fractional multiply of two 16-bit numbers with 32-bit result.
;* r19:r18:r17:r16 = ( r23:r22 * r21:r20 ) << 1
;******************************************************************
fmuls16x16_32:
    clrr2
    fmuls r23, r21 ;((signed)ah * (signed)bh) << 1
    movwr19:r18, r1:r0
    fmul r22, r20 ; (al * bl) << 1
    adc r18, r2
    movwr17:r16, r1:r0
    fmulsu r 23, r20 ;((signed)ah * bl) << 1
    sbc r19, r2
    add r17, r0
    adc r18, r1
    adc r19, r2
    fmulsu r21, r22 ;((signed)bh * al) << 1
    sbc r19, r2
    add r17, r0
    adc r18, r1
    adc r19, r2
```

ICALL
; Indirect Call to Subroutine

Indirect call of a subroutine pointed to by the Z ( 16 bits) pointer register in the register file. The Z-pointer register is 16 bits wide and allows calls to a subroutine within the lowest 64 K words ( 128 K bytes) section in the program memory space. The stack pointer uses a post-decrement scheme during ICALL.

This instruction is not available in all devices. Refer to the device-specific instruction set summary.

Flags: --Cycles: 3
Example:

$$
\begin{array}{ll}
\text { mov r30,r0 } & \text {; Set offset to call table } \\
\text { icall } & \text {;Call routine pointed to by r31:r30 }
\end{array}
$$

Indirect jump to the address pointed to by the Z ( 16 bits) pointer register in the register file. The Z-pointer register is 16 bits wide and allows jumps within the lowest 64 K words ( 128 K bytes) of the program memory.

This instruction is not available in all devices. Refer to the device-specific instruction set summary.

Flags:--- Cycles: 2
Example:

```
mov r30,r0 ; Set offset to jump table
ijmp ;Jump to routine pointed to by r31:r30
```

| IN Rd,A | $;$ Load an I/O Location to Register |
| :--- | :--- |
| $\mathbf{0 \leq d \leq 3 1 , 0 \leq A \leq 6 3}$ | $; \operatorname{Rd} \leftarrow \mathbf{I} / \mathbf{O}(\mathrm{A})$ |

Loads data from the I/O space (ports, timers, configuration registers, etc.) into register Rd in the register file.

Flags:---
Cycles: 1
Example:

|  | in r25,\$16 | ;Read Port B |
| :--- | :--- | :--- |
|  | cpi r25,4 | ;Compare read value to constant |
| breq exit | ;Branch if r25=4 |  |

INC Rd ; Increment

Adds one to the contents of register Rd and places the result in the destination register Rd.

The C flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Flags: S, V, N, Z. Cycles: 1
Example:

|  | clr r22 |  |
| :--- | :--- | :--- |
| loop: | inc r22 | Clear r22 |
|  | $\cdots$ Increment r22 |  |
|  | cpi r22,\$4F | ;Compare r22 to \$4f |
|  | brne loop | ;Branch if not equal |
|  | nop Continue (do nothing) |  |


| JMPk | $;$ Jump |
| :--- | :--- |
| $0 \leq k<4$ M | $;$ PC $\leftarrow k$ |

Jump to an address within the entire 4 M (words) program memory. See also RJMP.

Flags:---
Cycles: 3

## Example:

|  | mov r1,r0 |
| :--- | :--- |
| jmp farplc | ;Copy r0 to r1 |
| farplc: | nop |


| LD | ; Load Indirect from Data Space to Register |
| :--- | :--- |
|  | $;$ using Index $\mathbf{X}$ |

Loads one byte indirect from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the X ( 16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPX in register in the I/O area has to be changed.

The X-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented.

These features are especially suited for accessing arrays, tables, and stack pointer usage of the X-pointer register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX register in the I/O area is updated in parts with more than 64 K bytes data space or more than 64 K bytes program memory, and the increment/ decrement is added to the entire 24 bit address on such devices.

| Syntax: | Operation: | Comment: |
| :--- | :--- | :--- |
| (i) LD Rd, X | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | $\mathrm{X}:$ Unchanged |
| (ii) LD Rd, X + | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | $\mathrm{X}:$ Post-incremented |
| (iii) LD Rd, -X | $\mathrm{X} \leftarrow \mathrm{X}-1, \mathrm{Rd} \leftarrow(\mathrm{X})$ | $\mathrm{X}:$ Pre-decremented |

## Flags:---

Example:

```
clr r27 ;Clear X high byte
ldi r26,$60 ; Set X low byte to $60
ld r0,X+ ;Load r0 with data space loc. $60
;X post inc)
ld r1,X ;Load r1 with data space loc. $61
ldi r26,$63 ; Set X low byte to $63
ld r2,X ;Load r2 with data space loc. $63
ld r3,-X ;Load r3 with data space loc.
;$62(X pre dec)
```

| LD (LDD) | $;$ Load Indirect from Data Space to Register |
| :--- | :--- |
|  | $;$ using Index Y |

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPY in register in the I/O area has to be changed.

The Y-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing arrays, tables, and stack pointer usage of the Y-pointer register. Note that only the low byte of the Y-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY register in the I/O area is updated in parts with more than 64 K bytes data space or more than 64 K bytes program memory, and the increment/ decrement/displacement is added to the entire 24-bit address on such devices.

| Syntax: | Operation: | Comment: |
| :--- | :--- | :--- |
| (i) LD Rd, Y | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | Y: Unchanged |
| (ii) LD Rd, Y+ | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | Y: Postincremented |
| (iii) LD Rd, -Y | $\mathrm{Y} \leftarrow \mathrm{Y}-1, \mathrm{Rd} \leftarrow(\mathrm{Y})$ | Y: Predecremented |
| (iiii) $L D D ~ R d, Y+\mathrm{q}$ | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | $\mathrm{Y}:$ Unchanged, $\mathrm{q}:$ Displacement |

## Flags:---

Example:

```
clr r29
ldi r28,$60
```

ldi r28,\$63 ; Set Y low byte to \$63

Cycles: 2

```
ld r0,Y+ ;Load r0 with data space loc. $60(Y post inc)
ld r1,Y ;Load r1 with data space loc. $61
ld r2,Y ;Load r2 with data space loc. $63
ld r3,-Y ;Load r3 with data space loc. $62(Y pre dec)
ldd r4,Y+2 ;Load r4 with data space loc. $64
;Clear Y high byte
;Set Y low byte to $60
;Load r0 with data space loc. $60(Y post inc)
```

LD (LDD) ; Load Indirect from Data Space to Register ; using Index Z

Loads one byte indirect with or without displacement from the data space to a register. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the Z ( 16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPZ in register in the I/O area has to be changed.

The Z-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for stack pointer usage of the Z-pointer register, however because the Z-pointer register can be used for indirect subroutine calls, indirect jumps, and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated stack pointer. Note that only the low byte of the Zpointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ register in the I/O area is updated in parts with more than 64 K bytes
data space or more than 64 K bytes program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.
Syntax: Operation: Comment:

| (i) $L D R d, Z$ | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | Z: Unchanged |
| :--- | :--- | :---: |
| (ii) $L D R d, Z+$ | $\mathrm{Rd} \leftarrow(\mathrm{Z}) \mathrm{Z} \leftarrow \mathrm{Z}+1$ | Z: Postincrement |
| (iii) $L D R d,-Z$ | $\mathrm{Z} \leftarrow \mathrm{Z}-1 \mathrm{Rd} \leftarrow(\mathrm{Z})$ | Z: Predecrement |
| (iiii) $L D D R d, Z+q$ | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | Z : Unchanged, q: Displacement |

Flags:---
Cycles: 2

Example:

```
clr r31
ldi r30,$60
```

ld r0, Z+ ;Load r0 with data space loc. $\$ 60$ (Z postinc.)
ld r1,Z ;Load r1 with data space loc. \$61
ldi r30,\$63 ; Set Z low byte to \$63
ld r2,z ;Load r2 with data space loc. \$63
ld r3,-z ;Load r3 with data space loc. \$62(z predec.)
ldd r4, Z+2 ;Load r4 with data space loc. \$64

| LDIRd,K | ; Load Immediate |
| :--- | :--- |
| $\mathbf{1 6 \leq d \leq 3 1 , 0 \leq K \leq 2 5 5}$ | ; Rd $\leftarrow K$ |

Loads an 8-bit constant directly to registers 16 to 31 .
Flags:---
Cycles: 1
Example:

```
clr r31 ;Clear Z high byte
ldi r30,$F0 ;Set Z low byte to $F0
lpm ;Load constant from program
;memory pointed to by z
```

| LDS Rd,k | ; Load Direct from Data Space |
| :--- | :--- |
| $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{k} \leq 65535$ | $;$ Rd $\leftarrow(\mathrm{k})$ |

Loads one byte from the data space to a register. The data space consists of the register file, I/O memory, and SRAM.

Flags:---
Example:

```
lds r2,$FF00 ;Load r2 with the contents of
;data space location $FFOO
add r2,r1 ;add r1 to r2
sts $FFOO,r2 ;Write back
```

LPM

Loads one byte pointed to by the Z-register into the destination register Rd. This instruction features a $100 \%$ space effective constant initialization or constant data fetch. The program memory is organized in 16-bit words while the Z-pointer is a byte address. Thus, the least significant bit of the Z-pointer selects either the low byte $(Z L S B=0)$ or the high byte $(\mathrm{ZLSB}=1)$. This instruction can address the first 64 K bytes ( 32 K words) of
program memory. The Z-pointer register can either be left unchanged by the operation, or it can be incremented. The incrementation does not apply to the RAMPZ register.

Devices with self-programming capability can use the LPM instruction to read the Fuse and Lock bit values. Refer to the device documentation for a detailed description.

Syntax: Operation: Comment:
(i) LPM $\quad \mathrm{R} 0 \leftarrow(\mathrm{Z}) \quad$ Z: Unchanged, R0 implied Rd
(ii) LPM Rd, $\mathrm{Z} \quad \mathrm{Rd} \leftarrow(\mathrm{Z}) \quad \mathrm{Z}$ : Unchanged
(iii) LPM Rd, Z+ $\quad \mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1 \mathrm{Z}$ : Postincremented

Flags:--- Cycles: 3
Example:

```
        ldi ZH, high(Table_1<<1);Initialize Z-pointer
        ldi ZL, low(Table_1<<1)
        lpm r16, Z ;Load constant from program
        ;Memory pointed to by Z (r31:r30)
.dw 0x5876 ;0x76 is addresses when ZLSB = 0
                                ;0x58 is addresses when ZLSB = 1
```

Table_1:

LSL Rd
; Logical Shift Left
$0 \leq \mathrm{d} \leq 31$
Shifts all bits in Rd one place to the left. Bit 0 is cleared. Bit 7 is loaded
 into the C flag of the SREG (Status Register). This operation effectively multiplies signed and unsigned values by two.

Flags: H, S, V, N, Z, C. Cycles: 1
Example:

```
add r0,r4 ;Add r4 to r0
lsl r0 ;Multiply r0 by 2
```

LSR Rd ; Logical Shift Left
$\mathbf{0} \leq \mathrm{d} \leq \mathbf{3 1}$
Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into
 the C flag of the SREG. This operation effectively divides an unsigned value by two. The C flag can be used to round the result.

Flags: S, V, N $\leftarrow 0, \mathrm{Z}, \mathrm{C} . \quad$ Cycles: 1
Example:

$$
\begin{array}{ll}
\text { add ro,r4 } & \text {; Add r4 to r0 } \\
\text { lsr r0 } & \text {;Divide r0 by } 2
\end{array}
$$

MOVRd,Rr ; Copy Register
$\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1}, \mathbf{0} \leq \mathrm{r} \leq \mathbf{3 1} \quad ; \mathbf{R d} \leftarrow \mathbf{R r}$
This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr .

Flags: ---
Cycles: 1

Example:

|  | mov r16,r0 | ; Copy r0 to r16 |
| :--- | :--- | :--- |
| call check | ; Call subroutine |  |
|  | $\ldots$ |  |
|  | check: r16,\$11 | ; Compare r16 to $\$ 11$ |


| MOVW Rd + 1:Rd,Rr + 1:Rrd | $;$ Copy RegisterWord |
| :--- | :--- |
| $\mathbf{d} \in\{0,2, \ldots, 30\}, r \in\{0,2, \ldots, 30\}$ | $; \operatorname{Rd}+1: \operatorname{Rd} \leftarrow \operatorname{Rr}+1: \operatorname{Rr}$ |

This instruction makes a copy of one register pair into another register pair. The source register pair $\mathrm{Rr}+1: \mathrm{Rr}$ is left unchanged, while the destination register pair $\mathrm{Rd}+$ $1: \mathrm{Rd}$ is loaded with a copy of $\mathrm{Rr}+1: \mathrm{Rr}$.

Flags: ---
Cycles: 1
Example:

|  | movw r17:16,r1:r0 | ; Copy r1:r0 to r17:r16 |
| :--- | :--- | :--- |
| call check | ;Call subroutine |  |
|  | $\ldots$ |  |
|  | chi r16,\$11 | ; Compare r16 to $\$ 11$ |

MUL Rd,Rr ; Multiply Unsigned
$\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1}, \mathbf{0} \leq \mathrm{r} \leq \mathbf{3 1} \quad ; \mathbf{R 1}: \mathbf{R 0} \leftarrow \mathbf{R d} \times \operatorname{Rr}($ unsigned $\leftarrow$ unsigned $\times$ unsigned $)$

| Rd | $\times$ | Rr | $\rightarrow$ | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Multiplicand |  | Multiplier |  | Product High | Product Low |
| 8 |  | 8 | 16 |  |  |

This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit unsigned multiplication.
The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.

Flags: Z, C.
Example:

```
mul r5,r4 ;Multiply unsigned r5 and r4
movw r4,r0 ;Copy result back in r5:r4
```

MULS Rd,Rr
; Multiply Signed
$\underline{\mathbf{1 6} \leq \mathbf{d} \leq \mathbf{3 1}, \mathbf{1 6} \leq \mathbf{r} \leq \mathbf{3 1} \quad ; \mathbf{R 1}: \mathbf{R 0} \leftarrow \mathbf{R d} \times \operatorname{Rr}(\text { signed } \leftarrow \text { signed } \times \text { signed }) ~}$
This instruction performs 8 -bit $\times 8$-bit $\rightarrow 16$-bit signed multiplication.
The multiplicand Rd and the multiplier Rr are two registers containing signed numbers. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

Flags: Z, C.
Cycles: 2
Example:

```
muls r21,r20
;Multiply signed r21 and r20
;Copy result back in r21:r20
```

MULSU Rd,Rr ; Multiply Signed with Unsigned
$\mathbf{1 6} \leq \mathbf{d} \leq \mathbf{3 1}, \mathbf{1 6} \leq \mathrm{r} \leq \mathbf{3 1} \quad ; \mathbf{R 1}: \mathbf{R 0} \leftarrow \mathbf{R d} \times \mathbf{R r}($ signed $\leftarrow$ signed $\times$ unsigned $)$
This instruction performs 8-bit $\times 8$-bit $\rightarrow 16$-bit multiplication of a signed and an unsigned number.

The multiplicand Rd and the multiplier Rr are two registers. The multiplicand Rd is a signed number, and the multiplier Rr is unsigned. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

Flags: Z, C.
Cycles: 2
Example:---

| NEG Rd | ; Two's Complement |
| :--- | :--- |
| $\mathbf{0 \leq d} \leq 31$ | $; \mathbf{R d} \leftarrow \mathbf{\$ 0 0}-\mathbf{R d}$ |

Replaces the contents of register Rd with its two's complement; the value $\$ 80$ is left unchanged.

Flags: H, S, V, N, Z, C. Cycles: 1
Example:

| sub r11,r0 | ;Subtract r0 from r11 |
| :--- | :--- |
| brpl positive | ;Branch if result positive |
| neg r11 | ;Take two's complement of r11 |
| positive: | nop |

NOP ; No Operation

This instruction performs a single-cycle No Operation.
Flags: ---.
Cycles: 1
Example:

```
clr r16 ;Clear r16
ser r17 ;Set r17
out $18,r16 ;Write zeros to Port B
nop ;Wait (do nothing)
out $18,r17 ;Write ones to Port B
```

| OR Rd,Rr | ; Logical OR |
| :--- | :--- |
| $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31$ | ; Rd $\leftarrow$ Rd OR Rr |

Performs the logical OR between the contents of register Rd and register Rr and places the result in the destination register Rd.

Flags: S, V $\leftarrow 0, \mathrm{~N}, \mathrm{Z} . \quad$ Cycles: 1
Example:

|  | or r15,r16 |
| :--- | :--- | :--- |
| bst r15,6 |  |
| brts ok | ; Do bitwise or between registers |
|  | ; Store bit 6 of r15 in $T$ flag |
| ok: | ; Branch if $T$ flag set |

ORI Rd,K
$16 \leq \mathrm{d} \leq 31,0 \leq \mathrm{K} \leq 255$

## ; Logical OR with Immediate

 ; Rd $\leftarrow$ Rd OR KPerforms the logical OR between the contents of register Rd and a constant and places the result in the destination register Rd.

Flags: S, V $\leftarrow 0, \mathrm{~N}, \mathrm{Z} . \quad$ Cycles: 1
Example:

```
ori r16,$F0 ;Set high nibble of r16
ori r17,1 ;Set bit 0 of r17
```

| OUT A,Rr | ; Store Register to I/O Location |
| :--- | :--- |
| $0 \leq \mathrm{r} \leq 31,0 \leq \mathrm{A} \leq 63$ | $; \mathrm{I} / \mathrm{O}(\mathrm{A}) \leftarrow \mathrm{Rr}$ |

Stores data from register Rr in the register file to I/O space (ports, timers, configuration registers, etc.).

Flags: ---. Cycles: 1
Example:

```
clr r16 ;Clear r16
ser r17 ; Set r17
out $18,r16 ;Write zeros to Port B
nop ;Wait (do nothing)
out $18,r17 ;Write ones to Port B
```

| POPRd | ; Pop Register from Stack |
| :--- | :--- |
| $\mathbf{0 \leq d \leq 3 1}$ | $;$ Rd $\leftarrow$ STACK |

This instruction loads register Rd with a byte from the STACK. The stack pointer is pre-incremented by 1 before the POP.

Flags: ---.
Example:

|  | call routine | ; Call subroutine |
| :--- | :--- | :--- |
| routine: | push r14 |  |
|  | push r13 | ; Save rl4 on the stack |
|  | ; Save rl3 on the stack |  |
|  | pop r13 |  |
|  | pop r14 | ; Restore r13 |
|  | ret Restore r14 |  |


| PUSHRr | ; Push Register on Stack |
| :--- | :--- |
| $\mathbf{0 \leq d} \leq 31$ | ; STACK $\leftarrow \mathbf{R r}$ |

This instruction stores the contents of register Rr on the STACK. The stack pointer is post-decremented by 1 after the PUSH.

Flags: ---.
Cycles: 2
Example:
call routine ;Call subroutine
routine: push r14 ; Save r14 on the stack push r13 ; Save r13 on the stack
pop r13 ; Restore r13
pop r14 ; Restore r14
ret ;Return from subroutine

RCALL k
$-\mathbf{2 K} \leq \mathrm{k}<\mathbf{2 K}$
Relative call to an address within $\mathrm{PC}-2 \mathrm{~K}+1$ and $\mathrm{PC}+2 \mathrm{~K}$ (words). The return address (the instruction after the RCALL) is stored onto the stack. (See also CALL.) In the assembler, labels are used instead of relative operands. For AVR microcontrollers with program memory not exceeding 4 K words ( 8 K bytes) this instruction can address the entire memory from every address location. The stack pointer uses a post-decrement scheme during RCALL.

Flags: ---.
Cycles: 3
Example:

```
rcall routine ;Call subroutine
routine: push r14 ;Save r14 on the stack
pop r14 ;Restore r14
ret ;Return from subroutine
```

RET
; Return from Subroutine

Returns from subroutine. The return address is loaded from the stack. The stack pointer uses a pre-increment scheme during RET.

Flags: ---. Cycles: 4

## Example:

```
call routine ;Call subroutine
routine: push r14 ;Save r14 on the stack
pop r14 ; Restore r14
ret ;Return from subroutine
```

RETI
; Return from Interrupt

Returns from interrupt. The return address is loaded from the stack and the Global Interrupt flag is set.

Note that the Status Register is not automatically stored when entering an interrupt routine, and it is not restored when returning from an interrupt routine. This must be handled by the application program. The stack pointer uses a pre-increment scheme during RETI.

Flags: ---. Cycles: 4
Example:

```
extint: push r0
    pop r0 ;Restore r0
    reti ;Return and enable interrupts
```

RJMP k
; Relative Jump
$-\mathbf{2 K} \leq \mathrm{k}<\mathbf{2 K}$
; $\mathbf{P C} \leftarrow \mathbf{P C}+\mathbf{k}+\mathbf{1}$

Relative jump to an address within $\mathrm{PC}-2 \mathrm{~K}+1$ and $\mathrm{PC}+2 \mathrm{~K}$ (words). In the assembler, labels are used instead of relative operands. For AVR microcontrollers with program memory not exceeding 4 K words ( 8 K bytes) this instruction can address the entire memory from every address location.

Flags: ---.
Example:

```
error:
ok:
```

    cpi r16,\$42
    brne error
    rjmp ok
    ROL Rd

## $\mathbf{0} \leq \mathrm{d} \leq \mathbf{3 1}$

Shifts all bits in Rd one place to the left. The C flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C flag. This operation combined with LSL effectively
 multiplies multibyte signed and unsigned values by two.

Flags: H, S, V, N, Z, C. Cycles: 1
Example:

|  | lsl r18 <br> rol r19 <br> brcs oneenc <br> $\ldots$ | Multiply r19:r18 by two <br>  <br>  <br> nop |
| :--- | :--- | :--- |
| ; Branch if carry set |  |  |

Shifts all bits in Rd one place to the right. The C flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C flag. This operation combined with ASR effec-
 tively divides multibyte signed values by two. Combined with LSR, it effectively divides multibyte unsigned values by two. The Carry flag can be used to round the result.

Flags: S, V, N, Z, C. Cycles: 1
Example:

```
lsr r19 ;Divide r19:r18 by two
ror r18 ;r19:r18 is an unsigned two-byte integer
brcc zeroenc1 ;Branch if carry cleared
asr r17 ;Divide r17:r16 by two
ror r16 ;r17:r16 is a signed two-byte integer
brcc zeroenc2 ;Branch if carry cleared
zeroencl: nop ;Branch destination (do nothing)
zeroenc2: nop ;Branch destination (do nothing)
```

Subtracts two registers and subtracts with the C flag and places the result in the destination register Rd.

Flags: H, S, V, N, Z, C. Cycles: 1
Example:

```
;Subtract r1:r0 from r3:r2
```

sub r2,r0 ; Subtract low byte
sbc r3,r1 ; Subtract with carry high byte

## SBCI Rd,K <br> ; Subtract Immediate with Carry

$\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1}, \mathbf{0} \leq \mathbf{r} \leq \mathbf{3 1} \quad ; \mathbf{R d} \leftarrow \mathbf{R d}-K-\mathbf{C}$
Subtracts a constant from a register and subtracts with the C flag and places the result in the destination register Rd.

Flags: H, S, V, N, Z, C.
Cycles: 1
Example:

```
;Subtract $4F23 from r17:r16
subi r16,$23 ;Subtract low byte
sbci r17,$4F ;Subtract with carry high byte
```

SBI A,b ; Set Bit in I/O Register
$0 \leq \mathrm{A} \leq \mathbf{3 1 , 0} \leq \mathrm{b} \leq 7 \quad ; \mathrm{I} / \mathrm{O}(\mathrm{A}, \mathrm{b}) \leftarrow \mathbf{1}$
Sets a specified bit in an I/O register. This instruction operates on the lower 32 I/O registers.
Flags: ---.
Cycles: 2

Example:

$$
\begin{array}{ll}
\text { out \$1E,r0 } & \text {;Write EEPROM address } \\
\text { sbi } \$ 1 \mathrm{C}, 0 & \text {;Set read bit in EECR } \\
\text { in } 1, \$ 1 \mathrm{D} & \text {;Read EEPROM data }
\end{array}
$$

SBIC A,b ; Skip if Bit in I/O Register is Cleared $0 \leq \mathrm{d} \leq 31,0 \leq \mathrm{r} \leq 31 \quad ;$ If $\mathrm{I} / \mathrm{O}(\mathrm{A}, \mathrm{b})=\mathbf{0}$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2($ or 3$)$ else $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{1}$

This instruction tests a single bit in an I/O register and skips the next instruction if the bit is cleared. This instruction operates on the lower 32 I/O registers.

Flags:---.
Cycles: 1/2/3
Example:

| e2wait: | sbic \$1C,1 |  |
| :--- | :--- | :--- |
|  | rjmp e2wait | Skip next inst. if EEWE cleared |
|  | nop | EEPROM write not finished |
|  |  | ;Continue (do nothing) |

SBIS A,b ; Skip if Bit in I/O Register is Set
$\mathbf{0} \leq \mathrm{d} \leq \mathbf{3 1}, \mathbf{0} \leq \mathrm{r} \leq \mathbf{3 1} \quad$; If I/O(A,b) $=\mathbf{1}$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{2}$ (or 3) else PC $\leftarrow \mathrm{PC}+\mathbf{1}$
This instruction tests a single bit in an I/O register and skips the next instruction if the bit is set. This instruction operates on the lower 32 I/O registers.

Flags: ---. Cycles: 1/2/3
Example:

```
waitset: sbis $10,0 ; Skip next inst. if bit 0 in Port D set
rjmp waitset ;Bit not set
nop ;Continue (do nothing)
```

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

Flags: S, V, N, Z, C. Cycles: 2
Example:

```
sbiw r25:r24,1 ;Subtract 1 from r25:r24
sbiw YH:YL,63 ;Subtract 63 from the Y-pointer
```

SBR Rd,K ; Set Bits in Register
$\mathbf{1 6} \leq \mathbf{d} \leq \mathbf{3 1}, \mathbf{0} \leq K \leq 255 \quad ;$ Rd $\leftarrow$ Rd OR K
Sets specified bits in register Rd. Performs the logical ORI between the contents of register Rd and a constant mask K and places the result in the destination register Rd.

Flags: $\mathrm{S}, \mathrm{V} \leftarrow 0, \mathrm{~N}, \mathrm{Z} . \quad$ Cycles: 1
Example:

```
sbr r16,3 ;Set bits 0 and 1 in r16
sbr r17,$F0 ; Set 4 MSB in r17
```

SBRC Rr,b ; Skip if Bit in Register is Cleared
$\mathbf{0} \leq \mathrm{r} \leq \mathbf{3 1 , 0} \leq \mathrm{b} \leq 7 \quad ;$ If $\operatorname{Rr}(\mathrm{b})=\mathbf{0}$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{2}$ or $\mathbf{3}$ else $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{1}$
This instruction tests a single bit in an I/O register and skips the next instruction if the bit is set. This instruction operates on the lower $32 \mathrm{I} / \mathrm{O}$ registers.

Flags: ---
Example:

```
sub r0,r1 ;Subtract r1 from r0
sbrc r0,7 ;Skip if bit 7 in r0 cleared
sub r0,r1 ;Only executed if bit7 in r0 not cleared
nop ;Continue (do nothing)
```

SBRS Rr,b ; Skip if Bit in Register is Set
$\mathbf{0} \leq \mathbf{r} \leq \mathbf{3 1 , 0} \leq \mathrm{b} \leq 7 \quad ;$ If $\operatorname{Rr}(\mathrm{b})=\mathbf{1}$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{2}$ or $\mathbf{3}$ else $\mathrm{PC} \leftarrow \mathrm{PC}+\mathbf{1}$
This instruction tests a single bit in a register and skips the next instruction if the bit is set.

Flags: H, S, V, N, Z, C. Cycles: 1/2/3
Example:

```
sub r0,r1 ;Subtract r1 from r0
sbrs r0,7 ;Skip if bit 7 in r0 set
neg r0 ;Only executed if bit 7 in r0 not set
nop ;Continue (do nothing)
```

SEC
; Set Carry Flag
; $\mathrm{C} \leftarrow 1$

Sets the Carry flag (C) in SREG (Status Register).
Flags: $\mathrm{C} \leftarrow 1 . \quad$ Cycles: 1
Example:

```
sec ;Set Carry flag
adc r0,r1 ;r0=r0+r1+1
```


## SEH

## ; Set Half Carry Flag

; $\mathrm{H} \leftarrow \mathbf{1}$
Sets the Half Carry (H) in SREG (Status Register).
Flags: $\mathrm{H} \leftarrow 1$.
Cycles: 1
Example:

```
seh ;Set Half Carry flag
```

| SEI | $;$ Set Global Interrupt Flag |
| :--- | :--- |
|  | $; \mathbf{I} \leftarrow 1$ |

Sets the Global Interrupt flag (I) in SREG (Status Register). The instruction following SEI will be executed before any pending interrupts.

Flags: $\mathrm{I} \leftarrow 1 . \quad$ Cycles: 1
Example:

```
sei ;Set global interrupt enable
sec ;Set Carry flag
; Note: will set Carry flag before any pending interrupt
```

| SEN | $\begin{aligned} & \text {; Set Negative Flag } \\ & \text {; } \mathbf{N} \leftarrow 1 \end{aligned}$ |
| :---: | :---: |
| Sets the Negative flag (N) in SREG (Status Register). <br> Flags: $\mathrm{N} \leftarrow 1$. <br> Cycles: 1 |  |
|  |  |
| Example: |  |
| add r2,r19 | ; Add r19 to r2 |
| sen | ; Set Negative flag |
| SER Rd | ; Set all Bits in Register |
| $\underline{16 \leq d \leq 31}$ | ; Rd $\leftarrow \mathbf{\$ F F}$ |

Loads \$FF directly to register Rd.
Flags: ---.
Cycles: 1
Example:

```
ser r17 ; Set r17
out $18,r17 ;Write ones to Port B
```

| SES | $;$ Set Signed Flag |
| :--- | :--- |
|  | $; \mathrm{S} \leftarrow 1$ |

Sets the Signed flag (S) in SREG (Status Register).
Flags: $\mathrm{S} \leftarrow 1$.
Cycles: 1
Example:

```
add r2,r19 ;Add r19 to r2
ses ;Set Negative flag
```

SET ; Set T Flag
; $\mathrm{T} \leftarrow 1$

Sets the T flag in SREG (Status Register).
Flags: $\mathrm{T} \leftarrow 1 . \quad$ Cycles: 1
Example:
set ; Set T flag

Sets the Overflow flag (V) in SREG (Status Register).
Flags: $\mathrm{V} \leftarrow 1 . \quad$ Cycles: 1
Example:
sev ; Set Overflow flag

SEZ ; Set Zero Flag
; $\mathrm{Z} \leftarrow \mathbf{1}$
Sets the Zero flag (Z) in SREG (Status Register).

Flags: $\mathrm{Z} \leftarrow 1$.
Example:
Cycles: 1

```
sez ;Set Z flag
```

```
sez ;Set Z flag
```


## SLEEP

This instruction sets the circuit in sleep mode defined by the MCU control register.

$$
\text { Flags: ---. Cycles: } 1
$$

Example:

```
        mov r0,r11 ; Copy r11 to r0
        ldi r16,(1<<SE) ;Enable sleep mode
        out MCUCR, r16
        sleep ;Put MCU in sleep mode
```

SPM
; Store Program Memory

SPM can be used to erase a page in the program memory, to write a page in the program memory (that is already erased), and to set Boot Loader Lock bits. In some devices, the program memory can be written one word at a time, in other devices an entire page can be programmed simultaneously after first filling a temporary page buffer. In all cases, the program memory must be erased one page at a time. When erasing the program memory, the RAMPZ and Z-register are used as page address. When writing the program memory, the RAMPZ and Z-register are used as page or word address, and the R1:R0 register pair is used as data(1). When setting the Boot Loader Lock bits, the R1:R0 register pair is used as data.

Refer to the device documentation for detailed description of SPM usage. This instruction can address the entire program memory.

|  | Flags: ---. |  | Cycles: depends on the operation |
| :--- | :--- | :--- | :--- |
|  | Syntax: | Operation: | Comment: |
| (i) | SPM | (RAMPZ:Z) $\leftarrow \$$ ffff | Erase program memory page |
| (ii) | SPM | (RAMPZ:Z) $\leftarrow \mathrm{R} 1: \mathrm{R} 0$ | Write program memory word |
| (iii) | SPM | (RAMPZ:Z) $\leftarrow \mathrm{R} 1: \mathrm{R} 0$ | Write temporary page buffer |
| (iv) | SPM | (RAMPZ:Z) $\leftarrow$ TEMP | Write temporary page buffer <br> to program memory |
| (v) | SPM | BLBITS $\leftarrow \mathrm{R} 1: \mathrm{R} 0$ | Set Boot Loader Lock bits |

Stores one byte indirect from a register to data space. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the X (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPX register in the I/O area has to be changed.

The X-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented.These features are especially suited for accessing arrays, tables, and stack pointer usage of the X-pointer register. Note that only the low byte of the X-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPX register in the I/O area is updated in parts with more than 64 K bytes data space or more than 64 K bytes program memory, and the increment/ decrement is added to the entire 24-bit address on such devices.

Flags: ---.
Cycles: 2
Syntax: Operation: Comment:
(i) $\mathrm{ST} \mathrm{X}, \mathrm{Rr} \quad(\mathrm{X}) \leftarrow \mathrm{Rr} \quad \mathrm{X}$ : Unchanged
(ii) $\quad \mathrm{ST} \mathrm{X}+, \operatorname{Rr} \quad(\mathrm{X}) \leftarrow \operatorname{Rr} \mathrm{X} \leftarrow \mathrm{X}+1$
(iii) $\mathrm{ST}-\mathrm{X}, \mathrm{Rr} \quad \mathrm{X} \leftarrow \mathrm{X}-1(\mathrm{X}) \leftarrow \mathrm{Rr}$

Example:

```
clr r27
ldi r26,$60
ldi r26,$63
st X,r2
```

st $X+$,r0 ;Store $r 0$ in data space loc. $\$ 60$ ( X post inc)
st $\mathrm{X}, \mathrm{r} 1 \quad$; Store $r 1$ in data space loc. \$61
st $-\mathrm{X}, \mathrm{r} 3$;Store r 3 in data space loc. \$62 (X pre dec)
; Clear X high byte
; Set X low byte to $\$ 60$
; Set X low byte to $\$ 63$
;Store r2 in data space 1oc. \$63

| ST (STD) | ; Store Indirect From Register to Data Space |
| :--- | :--- |
|  | $;$ using Index Y |

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the Y (16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPY register in the I/O area has to be changed.

The Y-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for accessing
arrays, tables, and stack pointer usage of the Y-pointer register. Note that only the low byte of the Y-pointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPY register in the I/O area is updated in parts with more than 64 K bytes data space or more than 64 K bytes program memory, and the increment/ decrement/displacement is added to the entire 24-bit address on such devices.

Flags: ---.
Cycles:2

|  | Syntax: |
| :--- | :--- |
| (i) | ST Y, Rr |
| (ii) | ST Y+, Rr |
| (iii) | ST $-\mathrm{Y}, \mathrm{Rr}$ |
| (iiii) | STD Y $+\mathrm{q}, \mathrm{Rr}$ |

Example:

Operation:
$(\mathrm{Y}) \leftarrow \mathrm{Rr}$
$\mathrm{Y}) \leftarrow \operatorname{Rr} \mathrm{Y} \leftarrow \mathrm{Y}+1$
$\mathrm{Y} \leftarrow \mathrm{Y}-1(\mathrm{Y}) \leftarrow \mathrm{Rr}$
$(\mathrm{Y}+\mathrm{q}) \leftarrow \mathrm{Rr}$

```
clr r29
```

clr r29
ldi r28,\$60
ldi r28,\$60
st Y+,r0
st Y+,r0
st Y,r1
st Y,r1
ldi r28,\$63
ldi r28,\$63
st Y,r2
st Y,r2
st -Y,r3
st -Y,r3
std Y+2,r4

```
std Y+2,r4
```

Comment:
Y: Unchanged
Y: Postincremented
Y: Predecremented
Y: Unchanged q: Displacement
地

```
;Clear Y high byte
; Set Y low byte to $60
;Store r0 in data space loc. $60 (Y postinc.)
;Store r1 in data space loc. $61
;Set Y low byte to $63
;Store r2 in data space loc. $63
;Store r3 in data space loc. $62 (Y predec.)
;Store r4 in data space loc. $64
```


## ST (STD)

; Store Indirect From Register to Data Space using Index Z

Stores one byte indirect with or without displacement from a register to data space. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

The data location is pointed to by the Z ( 16 bits) pointer register in the register file. Memory access is limited to the current data segment of 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPZ register in the I/O area has to be changed.

The Z-pointer register can either be left unchanged by the operation, or it can be post-incremented or pre-decremented. These features are especially suited for stack pointer usage of the Z-pointer register; however, because the Z-pointer register can be used for indirect subroutine calls, indirect jumps and table lookup, it is often more convenient to use the X or Y-pointer as a dedicated stack pointer. Note that only the low byte of the Zpointer is updated in devices with no more than 256 bytes data space. For such devices, the high byte of the pointer is not used by this instruction and can be used for other purposes. The RAMPZ register in the I/O area is updated in parts with more than 64 K bytes data space or more than 64 K bytes program memory, and the increment/decrement/displacement is added to the entire 24-bit address on such devices.

Flags: ---.
Cycles: 2

|  | Syntax: | Operation: | Comment: |
| :--- | :--- | :--- | :--- |
| (i) | ST $\mathrm{Z}, \mathrm{Rr}$ | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | Z: Unchanged |
| (ii) | $\mathrm{ST} \mathrm{Z+}, \mathrm{Rr}$ | $(\mathrm{Z}) \leftarrow \mathrm{Rr} \mathrm{Z} \leftarrow \mathrm{Z}+1$ | Z: Postincremented |
| (iii) | $\mathrm{ST}-\mathrm{Z}, \mathrm{Rr}$ | $\mathrm{Z} \leftarrow \mathrm{Z}-1(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | Z: Predecremented |
| (iiii) | STD $\mathrm{Z}+\mathrm{q}, \mathrm{Rr}$ | $(\mathrm{Z}+\mathrm{q}) \leftarrow \mathrm{Rr}$ | Z: Unchanged, |
|  |  |  | q: Displacement |

Example:

```
clr r31 ;Clear Z high byte
ldi r30,$60 ;Set Z low byte to $60
st Z+,r0 ;Store r0 in data space loc. $60 (Z postinc.)
st Z,r1 ;Store r1 in data space loc. $61
ldi r30,$63 ; Set Z low byte to $63
st Z,r2 ;Store r2 in data space loc. $63
st -Z,r3 ;Store r3 in data space loc. $62 (Z predec.)
std Z+2,r4 ;Store r4 in data space loc. $64
```

STS k,Rr ; Store Direct to Data Space
$0 \leq \mathrm{r} \leq 31,0 \leq \mathrm{k} \leq 65535 \quad ;(\mathrm{k}) \leftarrow \mathrm{Rr}$
Stores one byte from a register to the data space. For parts with SRAM, the data space consists of the register file, I/O memory, and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64 K bytes. The STS instruction uses the RAMPD register to access memory above 64 K bytes. To access another data segment in devices with more than 64 K bytes data space, the RAMPD register in the I/O area has to be changed.

Flags:---.
Example:

```
lds r2,$FF00 ; Load r2 with the contents of location $FF00
add r2,r1 ;Add r1 to r2
sts $FFOO,r2 ;Write back
```

| SUB Rd,Rr | ; Subtract without Carry |
| :--- | :--- |
| $\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1 , 0} \leq \mathbf{r} \leq \mathbf{3 1}$ | $; \mathbf{R d} \leftarrow \mathbf{R d}-\mathbf{R r}$ |

Subtracts two registers and places the result in the destination register Rd.
Flags: H, S, V, N, Z, C. Cycles: 1
Example:
noteq: nop ;Branch destination (do nothing)

| SUBI Rd,K | ; Subtract Immediate |
| :--- | :--- |
| $\mathbf{1 6 \leq d} \leq \mathbf{3 1 , 0} \leq K \leq \mathbf{2 5 5}$ | ; Rd $\leftarrow$ Rd $-K$ |

Subtracts a register and a constant and places the result in the destination register Rd. This instruction works on registers R16 to R31 and is very well suited for operations on the $\mathrm{X}, \mathrm{Y}$, and Z-pointers.

Flags: H, S, V, N, Z, C. Cycles: 1

Example:

|  | subi r22,\$11 | ; Subtract $\$ 11$ from r22 |
| :--- | :--- | :--- |
| brne noteq | ;Branch if r22 not equal \$11 |  |
| noteq: | nop | ;Branch destination (do nothing) |

SWAP Rd ; Swap Nibbles
$0 \leq \mathrm{d} \leq 31$
$; \mathbf{R}(7: 4) \leftarrow \mathbf{R d}(\mathbf{3 : 0}), \mathbf{R}(\mathbf{3}: 0) \leftarrow \mathbf{R d}(7: 4)$
Swaps high and low nibbles in a register.
Flags:---.
Cycles: 1

Example:

```
inc r1 ;Increment r1
swap r1 ;Swap high and low nibble of r1
inc r1 ;Increment high nibble of r1
swap r1 ;Swap back
```

TST Rd ; Test for Zero or Minus
$\mathbf{0} \leq \mathbf{d} \leq \mathbf{3 1} \quad ; \mathbf{R d} \leftarrow \mathbf{R d} \cdot \mathbf{R d}$
Tests if a register is zero or negative. Performs a logical AND between a register and itself. The register will remain unchanged.

Flags: $\mathrm{S}, \mathrm{V} \leftarrow 1, \mathrm{~N}, \mathrm{Z} . \quad$ Cycles: 1
Example:

|  | tst r0 | ;Test r0 |
| :--- | :--- | :--- |
| breq zero | ;Branch if r0=0 |  |
| zero: | nop | ;Branch destination (do nothing) |

WDR ; Watchdog Reset

This instruction resets the watchdog timer. This instruction must be executed within a limited time given by the WD prescaler.

Flags:---.
Cycles: 1
Example:
wdr ;Reset watchdog timer

